1  /* SPDX-License-Identifier: GPL-2.0-only */
 2  
 3  #include <northbridge/intel/haswell/raminit.h>
 4  #include <southbridge/intel/lynxpoint/pch.h>
 5  
 6  #include "variant.h"
 7  
 8  void mainboard_config_rcba(void)
 9  {
10  	/*
11  	 *             GFX    INTA -> PIRQA (MSI)
12  	 * D28IP_P1IP  PCIE   INTA -> PIRQA
13  	 * D29IP_E1P   EHCI   INTA -> PIRQD
14  	 * D20IP_XHCI  XHCI   INTA -> PIRQC (MSI)
15  	 * D31IP_SIP   SATA   INTA -> PIRQF (MSI)
16  	 * D31IP_SMIP  SMBUS  INTB -> PIRQG
17  	 * D31IP_TTIP  THRT   INTC -> PIRQA
18  	 * D27IP_ZIP   HDA    INTA -> PIRQG (MSI)
19  	 */
20  
21  	/* Device interrupt pin register (board specific) */
22  	RCBA32(D31IP) = (INTC << D31IP_TTIP) | (NOINT << D31IP_SIP2) |
23  			(INTB << D31IP_SMIP) | (INTA << D31IP_SIP);
24  	RCBA32(D29IP) = (INTA << D29IP_E1P);
25  	RCBA32(D28IP) = (INTA << D28IP_P1IP) | (INTC << D28IP_P3IP) |
26  			(INTB << D28IP_P4IP);
27  	RCBA32(D27IP) = (INTA << D27IP_ZIP);
28  	RCBA32(D26IP) = (INTA << D26IP_E2P);
29  	RCBA32(D22IP) = (NOINT << D22IP_MEI1IP);
30  	RCBA32(D20IP) = (INTA << D20IP_XHCI);
31  
32  	/* Device interrupt route registers */
33  	RCBA16(D31IR) = DIR_ROUTE(PIRQG, PIRQC, PIRQB, PIRQA); /* LPC */
34  	RCBA16(D29IR) = DIR_ROUTE(PIRQD, PIRQD, PIRQD, PIRQD); /* EHCI */
35  	RCBA16(D28IR) = DIR_ROUTE(PIRQA, PIRQB, PIRQC, PIRQD); /* PCIE */
36  	RCBA16(D27IR) = DIR_ROUTE(PIRQG, PIRQG, PIRQG, PIRQG); /* HDA */
37  	RCBA16(D22IR) = DIR_ROUTE(PIRQA, PIRQA, PIRQA, PIRQA); /* ME */
38  	RCBA16(D21IR) = DIR_ROUTE(PIRQE, PIRQF, PIRQF, PIRQF); /* SIO */
39  	RCBA16(D20IR) = DIR_ROUTE(PIRQC, PIRQC, PIRQC, PIRQC); /* XHCI */
40  	RCBA16(D23IR) = DIR_ROUTE(PIRQH, PIRQH, PIRQH, PIRQH); /* SDIO */
41  }
42  
43  void mb_get_spd_map(struct spd_info *spdi)
44  {
45  	spdi->spd_index = variant_get_spd_index();
46  	spdi->addresses[0] = SPD_MEMORY_DOWN;
47  	spdi->addresses[2] = variant_is_dual_channel(spdi->spd_index) ? SPD_MEMORY_DOWN : 0;
48  }